INTEGRATED CIRCUITS



Product specification Replaces data of 1997 May 12 IC23 Data Handbook 1998 Feb 13



Philips Semiconductors

74ALVT16500

FEATURES

- 18-bit bidirectional bus interface
- 5V I/O Compatible
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Negative edge-triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74ALVT16500 is a high-performance BiCMOS product designed for V_{CC} operation at 2.5V and 3.3V with I/O compatibility up to 5V.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is High. When LEAB is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of CPAB. When OEAB is High, the outputs are active. When OEAB is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active High, and OEBA is active Low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

QUICK REFERENCE DATA

| SYMPOL | PARAMETER | CONDITIONS | TYPI | UNIT | |
|--------------------------------------|---|--|------------|------------|------|
| SYMBOL | PARAMETER | T _{amb} = 25°C; GND = 0V | 2.5V | 3.3V | UNIT |
| t _{PLH} t _{PHL} | Propagation delay An to Bn or Bn to An | C _L = 50pF | 1.9 2.4 | 1.5 1.8 | ns |
| C _{IN} | Input capacitance DIR, OE | $V_{I} = 0V \text{ or } V_{CC}$ | 4 | 4 | pF |
| C _{I/O} | I/O pin capacitance | Outputs disabled; $V_{I/O} = 0V$ or V_{CC} | 8 | 8 | pF |
| I _{CCZ} | Total supply current | Outputs disabled | 40 | 60 | μΑ |

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|------------------------------|-------------------|-----------------------|---------------|------------|
| 56-Pin Plastic SSOP Type III | –40°C to +85°C | 74ALVT16500 DL | AV16500 DL | SOT371-1 |
| 56-Pin Plastic TSSOP Type II | –40°C to +85°C | 74ALVT16500 DGG | AV16500 DGG | SOT364-1 |

PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
|---|-----------------|---|
| 1 | OEAB | A-to-B Output enable input |
| 27 | OEBA | B-to-A Output enable input (active low) |
| 2, 28 | LEAB/LEBA | A-to-B/B-to-A Latch enable input |
| 55,30 | CPAB/CPBA | A-to-B/B-to-A Clock input (active falling edge) |
| 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26 | A0-A17 | Data inputs/outputs (A side) |
| 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31 | B0-B17 | Data inputs/outputs (B side) |
| 4, 11, 18, 25, 29, 32, 39, 46, 53, 56 | GND | Ground (0V) |
| 7, 22, 35, 50 | V _{CC} | Positive supply voltage |


PIN CONFIGURATION

2.5V/3.3V 18-bit universal bus transceiver (3-State)


74ALVT16500

OEAB GND 56 1 55 LEAB 2 CPAB A0 54 B0 3 53 GND 4 GND 52 B1 A1 5 51 A2 6 B2 7 50 VCC VCC 49 В3 8 А3 48 A4 9 Β4 47 A5 10 B5 46 GND 11 GND 12 45 B6 A6 44 B7 A7 13 43 A8 14 B8 42 15 B9 A9 16 41 B10 A10 40 A11 17 B11 39 18 GND GND 38 A12 19 B12 37 20 B13 A13 21 36 B14 A14 35 VCC 22 VCC 34 A15 23 B15 A16 33 B16 24 32 GND GND 25 31 B17 A17 26 OEBA 27 30 CPBA LEBA 28 29 GND SW00035

LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL



74ALVT16500

FUNCTION TABLE

| | INP | UTS | | Internal | OUTPUTS | OPERATING MODE |
|------|--------------|--------------|----|-----------|---------|----------------------|
| OEAB | LEAB | СРАВ | An | Registers | Bn | |
| L | н | Х | Х | Х | Z | Disabled |
| L | \downarrow | Х | h | н | Z | Dischlad Latah data |
| L | \downarrow | Х | I | L | Z | Disabled, Latch data |
| L | L | H or L | Х | NC | Z | Disabled, Hold data |
| L | L | \downarrow | h | н | Z | Dischlad Clask data |
| L | L | \downarrow | I | L | Z | Disabled, Clock data |
| Н | н | Х | н | н | н | Transport |
| Н | н | Х | L | L | L | Transparent |
| Н | \downarrow | Х | h | н | н | Lateb data 9 diantau |
| Н | \downarrow | Х | I | L | L | Latch data & display |
| Н | L | \downarrow | h | н | н | Cleak data 8 diantau |
| Н | L | \downarrow | I | L | L | Clock data & display |
| Н | L | H or L | Х | н | н | Lield data 9 diaplay |
| Н | L | H or L | Х | L | L | Hold data & display |

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level h = High voltage level one set-up time prior to the Enable or Clock transition


L = Low voltage level

I = Low voltage level one set-up time prior to the Enable or Clock transition NC= No Change

 $\begin{array}{l} X = Don't \mbox{ care} \\ Z = High \mbox{ Impedance "off" state} \\ \downarrow = High-to-Low \mbox{ Enable or Clock transition} \end{array}$

74ALVT16500

LOGIC DIAGRAM



Philips Semiconductors

2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

ABSOLUTE MAXIMUM RATINGS^{1, 2}

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
|------------------|--------------------------------|-----------------------------|--------------|------|
| V _{CC} | DC supply voltage | | -0.5 to +4.6 | V |
| I _{IK} | DC input diode current | V ₁ < 0 | -50 | mA |
| VI | DC input voltage ³ | | -0.5 to +7.0 | V |
| I _{ОК} | DC output diode current | V _O < 0 | -50 | mA |
| V _{OUT} | DC output voltage ³ | Output in Off or High state | -0.5 to +7.0 | V |
| | | Output in Low state | 128 | |
| lout | DC output current | Output in High state | -64 | mA |
| T _{stg} | Storage temperature range | | -65 to +150 | °C |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 2. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | 2.5V RAN | GE LIMITS | 3.3V RANGE LIMITS | | UNIT | |
|---------------------|--|----------|-----------|-------------------|-----|------|--|
| STMDOL | | MIN | MAX | MIN | MAX | UNIT | |
| V _{CC} | DC supply voltage | 2.3 | 2.7 | 3.0 | 3.6 | V | |
| VI | Input voltage | 0 | 5.5 | 0 | 5.5 | V | |
| V _{IH} | High-level input voltage | 1.7 | | 2.0 | | V | |
| V _{IL} | Input voltage | | 0.7 | | 0.8 | V | |
| I _{ОН} | High-level output current | | -8 | | -32 | mA | |
| lai | Low-level output current | | 8 | | 32 | mA | |
| IOL | Low-level output current; current duty cycle \leq 50%; f \geq 1kHz | | 24 | | 64 | ША | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate; Outputs enabled | | 10 | | 10 | ns/V | |
| T _{amb} | Operating free-air temperature range | -40 | +85 | -40 | +85 | °C | |

DC ELECTRICAL CHARACTERISTICS (3.3V $\pm\,0.3V$ RANGE)

| | | | | | LIMITS | | | |
|--------------------|--|--|-------------------------------|----------------------|------------------|----------------|----|--|
| SYMBOL | PARAMETER | TEST CONDITIONS | | Temp = | -40°C to | -40°C to +85°C | | |
| | | | | MIN | TYP ¹ | MAX | | |
| V _{IK} | Input clamp voltage | V _{CC} = 3.0V; I _{IK} = -18mA | | | -0.85 | -1.2 | V | |
| N/ | | $V_{CC} = 3.0$ to 3.6V; $I_{OH} = -100\mu A$ | | V _{CC} -0.2 | V _{CC} | | v | |
| V _{OH} | High-level output voltage | V _{CC} = 3.0V; I _{OH} = -32mA | | 2.0 | 2.3 | | v | |
| | | V _{CC} = 3.0V; I _{OL} = 100μA | | | 0.07 | 0.2 | | |
| | | V _{CC} = 3.0V; I _{OL} = 16mA | | | 0.25 | 0.4 | ., | |
| V _{OL} | Low-level output voltage | V _{CC} = 3.0V; I _{OL} = 32mA | | | 0.3 | 0.5 | V | |
| | | V _{CC} = 3.0V; I _{OL} = 64mA | | | 0.4 | 0.55 | | |
| V _{RST} | Power-up output low voltage ⁷ | V_{CC} = 3.6V; I_O = 1mA; V_I = V_{CC} or GND | | | | 0.55 | V | |
| | | $V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$ | Control pins | | 0.1 | ±1 | μΑ | |
| | | V _{CC} = 0 or 3.6V; V _I = 5.5V | | | 0.1 | 10 | | |
| łı | Input leakage current | $V_{CC} = 3.6V; V_{I} = V_{CC}$ | Deterring | | 0.5 | 1 | | |
| | | $V_{CC} = 3.6V; V_1 = 0V$ | Data pins ⁴ | | 0.1 | -5 | | |
| IOFF | Off current | $V_{CC} = 0V; V_1 \text{ or } V_0 = 0 \text{ to } 4.5V$ | | | 0.1 | ±100 | μA | |
| | | $V_{CC} = 3V; V_{I} = 0.8V$ | | 75 | 130 | | | |
| I _{HOLD} | Bus Hold current | $V_{CC} = 3V; V_1 = 2.0V$ | | -75 | -140 | | μA | |
| | Data inputs ⁶ | $V_{CC} = 0V$ to 3.6V; $V_{CC} = 3.6V$ | | ±500 | | | | |
| I _{EX} | Current into an output in the High state when $V_O > V_{CC}$ | V _O = 5.5V; V _{CC} = 3.0V | | | 10 | 125 | μΑ | |
| I _{PU/PD} | Power up/down 3-State output current ³ | $V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ or V_{CC} OE/OE = Don't care | | | 1 | ±100 | μΑ | |
| I _{CCH} | | V_{CC} = 3.6V; Outputs High, V_I = GND or V_{CC} , I_O = 0 | | | 0.06 | 0.1 | | |
| I _{CCL} | Quiescent supply current | V_{CC} = 3.6V; Outputs Low, V_I = GND or V_{CC} , I_O = 0 | | | 4 | 5 | mA | |
| I _{CCZ} | 1 | V_{CC} = 3.6V; Outputs Disabled; V_{I} = GND | 0 or V_{CC} , $I_{O} = 0^5$ | | 0.06 | 0.1 | | |
| ΔI_{CC} | Additional supply current per input pin ² | V_{CC} = 3V to 3.6V; One input at V_{CC} =0.6 Other inputs at V_{CC} or GND | V, | | 0.04 | 0.4 | mA | |

NOTES:

NOTES: 1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^{\circ}C$. 2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND 3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From $V_{CC} = 1.2V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of 100µsec is permitted. This parameter is valid for $T_{amb} = 25^{\circ}C$ only. 4. Unused pins at V_{CC} or GND. 5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground. 6. This is the bus hold overdrive current required to force the input to the opposite logic state. 7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

74ALVT16500

74ALVT16500

AC CHARACTERISTICS (3.3V ±0.3V RANGE)

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$; $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

| SYMBOL | PARAMETER | WAVEFORM | Vc | _C = 3.3V ±0. | 3V | UNIT |
|--------------------------------------|---|----------|------------|-------------------------|------------|------|
| | | | MIN | TYP ¹ | MAX | |
| f _{MAX} | Maximum clock frequency | 1 | 150 | | | MHz |
| t _{PLH} t _{PHL} | Propagation delay An to Bn or Bn to An | 2 | 1.0 1.0 | 1.5 1.8 | 2.3 2.7 | ns |
| t _{PLH} t _{PHL} | Propagation delay Clock Low or High LEAB to Bn or LEBA to An | 3 | 1.5 1.5 | 2.3 3.3 | 3.6 4.8 | ns |
| t _{PLH} t _{PHL} | Propagation delay CPAB to Bn or CPBA to An | 1 | 1.5 1.5 | 2.5 3.1 | 4.0 4.6 | ns |
| t _{PZH} t _{PZL} | Output enable time to High and Low level | 5 6 | 1.5 1.5 | 2.3 1.4 | 3.3 2.3 | ns |
| t _{PHZ} t _{PLZ} | Output disable time from High and Low Level | 5 6 | 1.5 1.5 | 2.8 2.3 | 4.3 3.6 | ns |

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC SETUP REQUIREMENTS (3.3V ±0.3V RANGE)

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

| | | | LIM | ITS | |
|----------------|---|----------|-----------------------|------------------|----|
| SYMBOL | PARAMETER | WAVEFORM | V _{CC} = 3.3 | UNIT | |
| | | | MIN | TYP ¹ | |
| ts(H) ts(L) | Setup time, High or Low An to CPAB or Bn to CPBA | 4 | 1.9 2.0 | 1.0 1.0 | ns |
| th(H) th(L) | Hold time, High or Low An to CPAB or Bn to CPBA | 4 | 0 0 | -0.9 -0.9 | ns |
| ts(H) ts(L) | Setup time, High or Low An to LEAB or Bn to LEBA | 4 | 0.0 0.3 | -1.0 -0.3 | ns |
| th(H) th(L) | Hold time, High or Low An to LEAB or Bn to LEBA | 4 | 1.2 1.2 | 0.4 0.4 | ns |
| tw(H) tw(L) | Pulse width, High or Low CPAB or CPBA | 1 | 1.0 1.0 | | ns |
| tw(H) | LEAB or LEBA pulse width, High | 3 | 1.0 | | ns |

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

1998 Feb 13

2.5V/3.3V 18-bit universal bus transceiver (3-State)

DC ELECTRICAL CHARACTERISTICS (2.5V ± 0.2V RANGE)

| | | | | LIMITS | | | |
|--------------------|---|---|----------------------------|----------------------|------------------|-------|------|
| SYMBOL | PARAMETER | TEST CONDITIONS | | Temp = | -40°C to | +85°C | UNIT |
| | | | | MIN | TYP ¹ | MAX | |
| V _{IK} | Input clamp voltage | V _{CC} = 2.3V; I _{IK} = -18mA | | | -0.85 | -1.2 | V |
| N/ | | $V_{CC} = 2.3$ to 3.6V; $I_{OH} = -100\mu A$ | | V _{CC} -0.2 | | | v |
| V _{OH} | High-level output voltage | V _{CC} = 2.3V; I _{OH} = -8mA | | 1.8 | | | v |
| | | V _{CC} = 2.3V; I _{OL} = 100µA | | | 0.07 | 0.2 | |
| V _{OL} | Low-level output voltage | V _{CC} = 2.3V; I _{OL} = 24mA | | | 0.3 | 0.5 | V |
| | | V _{CC} = 2.3V; I _{OL} = 8mA | | 1 | | 0.4 | 1 |
| V _{RST} | Power-up output low voltage ⁷ | V_{CC} = 2.7V; I_O = 1mA; V_I = V_{CC} or GND | | | | 0.55 | V |
| | | $V_{CC} = 2.7V; V_I = V_{CC}$ or GND | Control pins | | 0.1 | ±1 | |
| L 1. | $V_{CC} = 0 \text{ or } 2.7 \text{V}; \text{ V}_{I} = 5.5 \text{V}$ | | | 1 | 0.1 | 10 | |
| 1 | Input leakage current | $V_{CC} = 2.7V; V_{I} = V_{CC}$ | Data pins ⁴ | | 0.1 | 1 | μA |
| | | $V_{CC} = 2.7V; V_1 = 0$ | Data pins | | 0.1 | -5 | 1 |
| I _{OFF} | Off current | $V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$ | _ | | 0.1 | ±100 | μA |
| I _{HOLD} | Bus Hold current | $V_{CC} = 2.3V; V_1 = 0.7V$ | | | 90 | | μA |
| | Data inputs ⁶ | $V_{CC} = 2.3V; V_{I} = 1.7V$ | | | -10 | | μΛ |
| I _{EX} | Current into an output in the High state when $V_O > V_{CC}$ | V _O = 5.5V; V _{CC} = 2.3V | | | 10 | 125 | μΑ |
| I _{PU/PD} | Power up/down 3-State output current ³ | $V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ OE/OE = Don't care | or V _{CC} | | 1 | ±100 | μA |
| I _{OZH} | 3-State output High current | $V_{CC} = 2.7V; V_{O} = 2.3V; V_{I} = V_{IL} \text{ or } V_{IH}$ | | | 0.5 | 5 | μΑ |
| I _{OZL} | 3-State output Low current | $V_{CC} = 2.7V; V_{O} = 0.5V; V_{I} = V_{IL} \text{ or } V_{IH}$ | | | 0.5 | -5 | μΑ |
| I _{CCH} | | V_{CC} = 2.7V; Outputs High, V_I = GND or V_{CC} , I_O = 0 | | 1 | 0.04 | 0.1 | |
| I _{CCL} | Quiescent supply current | $V_{CC} = 2.7V$; Outputs Low, $V_I = GND$ or V_{CC} , $I_{O} = 0$ | | | 2.3 | 4.5 | mA |
| I _{CCZ} | 1 | V_{CC} = 2.7V; Outputs Disabled; V_{I} = GND |) or $V_{CC, I_{O}} = 0^5$ | | 0.04 | 0.1 | 1 |
| Δl _{CC} | Additional supply current per input pin ² | V_{CC} = 2.3V to 2.7V; One input at V_{CC} -0. Other inputs at V_{CC} or GND | .6V, | | 0.04 | 0.4 | mA |

NOTES:

All typical values are at V_{CC} = 2.5V and T_{amb} = 25°C.
This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 2.5V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.

4. Unused pins at V_{CC} or GND.

5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.

6. Not guaranteed.

7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

74ALVT16500

74ALVT16500

AC CHARACTERISTICS (2.5V ±0.2V RANGE)

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$; $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

| | PARAMETER | | | UNIT | | |
|--------------------------------------|---|----------|------------|------------------|------------|-----|
| SYMBOL | | WAVEFORM | Vc | | | |
| | | | MIN | TYP ¹ | MAX | 1 |
| f _{MAX} | Maximum clock frequency | 1 | 150 | | | MHz |
| t _{PLH} t _{PHL} | Propagation delay An to Bn or Bn to An | 2 | 1.0 1.0 | 1.9 2.4 | 3.1 3.5 | ns |
| t _{PLH} t _{PHL} | Propagation delay Clock Low or High LEAB to Bn or LEBA to An | 3 | 1.5 2.0 | 2.9 4.3 | 4.6 6.7 | ns |
| t _{PLH} t _{PHL} | Propagation delay CPAB to Bn or CPBA to An | 1 | 2.0 2.0 | 3.4 4.2 | 5.3 6.3 | ns |
| t _{PZH} t _{PZL} | Output enable time to High and Low level | 5 6 | 1.5 1.0 | 2.6 1.6 | 4.1 2.5 | ns |
| t _{PHZ} | Output disable time from High and Low Level | 5 6 | 1.5 1.0 | 2.7 2.1 | 4.1 3.2 | ns |

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC SETUP REQUIREMENTS (2.5V \pm 0.2V RANGE)

GND = 0V; $t_R = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$; $T_{amb} = -40^{\circ}C$ to +85°C.

| | | | LIM | IITS | |
|----------------|---|----------|----------------------|------------------|------|
| SYMBOL | PARAMETER | WAVEFORM | V _{CC} = 2. | 5V ±0.2V | UNIT |
| | | | MIN | TYP ¹ | |
| ts(H) ts(L) | Setup time, High or Low An to CPAB or Bn to CPBA | 4 | 2.3 3.4 | 0.8 1.4 | ns |
| th(H) th(L) | Hold time, High or Low An to CPAB or Bn to CPBA | 4 | 0 0 | -1.2 -0.9 | ns |
| ts(H) ts(L) | Setup time, High or Low An to LEAB or Bn to LEBA | 4 | 0 1.0 | -0.7 0 | ns |
| th(H) th(L) | Hold time, High or Low An to LEAB or Bn to LEBA | 4 | 1.0 1.4 | 0.1 0.7 | ns |
| tw(H) tw(L) | Pulse width, High or Low CPAB or CPBA | 1 | 1.5 1.5 | | ns |
| tw(H) | LEAB or LEBA pulse width, High | 3 | 1.5 | | ns |

NOTE:


1. All typical values are at V_{CC} = 2.5V and T_{amb} = 25^{\circ}C.

74ALVT16500


AC WAVEFORMS

NOTES:


- 1. $V_M = 1.5V$ at $V_{CC} \ge 3.0V$, $V_M = V_{CC}/2$ at $V_{CC} \le 2.7V$ 2. $V_X = V_{OL} + 0.3V$ at $V_{CC} \ge 3.0V$, $V_X = V_{OL} + 0.15V$ at $V_{CC} \le 2.7V$ 3. $V_Y = V_{OH} 0.3V$ at $V_{CC} \ge 3.0V$, $V_Y = V_{OH} 0.15V$ at $V_{CC} \le 2.7V$




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, Transparent Mode




Waveform 3. Propagation Delay, Enable to Output, and Enable **Pulse Width**



Waveform 4. Data Setup and Hold Times




Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

74ALVT16500


TEST CIRCUIT AND WAVEFORMS



74ALVT16500



74ALVT16500



Product specification

74ALVT16500

NOTES

74ALVT16500

Data sheet status

| Data sheet status | Product status | Definition [1] |
|----------------------------|-------------------|---|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Document order number:

print code

9397-750-03566

Date of release: 05-96

Let's make things better.



PHILIPS